This paper presents a field effect transistor with a channel consisting of a two-dimensional electron gas located at the interface between an ultrathin metallic film of Ni and a p-type Si (111) substrate. We have demonstrated that the two-dimensional electron gas channel is modulated by the gate voltage. The dependence of the drain current on the drain voltage has no saturation region, similar to a field effect transistor based on graphene. However, the transport in this transistor is not ambipolar, as in graphene, but unipolar.
Graphene is a graphite monolayer with a thickness of only 0.34 nm, formed of carbon atoms in a hybridization state of sp 2 , so that each atom is covalently bonded to three others. Graphene is also a two dimensional (2D) crystal and a natural 2D gas of charged particles. The ballistic transport of carriers in graphene takes place at room temperature over a distance of 0.4 µm and reaches an intrinsic mobility 1 of 44 000 cm 2 V -1 s -1 . However, when graphene is deposited with a hexagonal boron nitride substrate 2 matching the graphene lattice, mobilities higher than 100 000 cm 2 /s and mean-free carrier paths of 1 µm are measured at room temperature.
Due to these electrical properties, that are superior by orders of magnitude to those of semiconductors and semiconductor heterostructures, graphene is seen as a promising material for ultrafast nanoelectronic devices such as transistors with cutoff frequencies beyond 100 GHz, and optical devices, for example photodetectors; it could also be used as a transparent electrode for photovoltaic applications. 3, 4 However, the growth of graphene at the wafer level is still a technological challenge because the electrical properties are seriously downgraded due to various defects. Even today the best electrical properties of graphene are obtained from graphene flakes mechanically exfoliated with an adhesive tape from graphite 5 .
Therefore, it is very tempting to seek alternative ways to attain high mobility in new materials, with values comparable to those in graphene. In addition, the devices based on these new materials should be manufacturable at the wafer scale, allowing standard clean room processes. Along this path, a recent experiment demonstrated that very small carrier effective masses could be obtained at a metal/n-S(111) interface, where the metal is of the order of one (or few) monolayer(s) thick 6 . Reference 6 demonstrates that in the ultrathin metal film/n-Si(111) nanostructure, the surface states favor the creation of a quantum well in the Si inversion layer and reduces drastically the effective mass of charge carriers in Si due to repulsive forces. graphene nanoribbons 9 and is comparable to or even greater that in graphene FETs epitaxially grown on the carbon face of SiC 10 or in graphene FETs on SiO 2 substrates 11 .
In Fig. 3 we have displayed the transistor's transconductance for three drain voltage values: 3 V (blue dashed line), 6 V (black solid line), and 9 V (red dotted line). This figure shows that the transconductance is almost constant with the gate voltage and has values comparable to those of many graphene FETs fabricated using various technologies 12 .
In conclusion, we have obtained a Si-based FET transistor, which mimics the graphene FET transistor behavior, but can be fabricated at the wafer level. We expect that by employing a deep submicron gate self align process, the results will significantly enhanceThis research opens the way to ultrafast electronics based on charge carriers with small effective masses in Si. 
